Spiking Neural Networks offer an event-driven and biologically realistic alternative to standard Artificial Neural Networks based on analog information processing which make them more suitable for energy-efficient hardware implementations of the functional units of the brain, namely, neurons and synapses. Despite extensive efforts to replicate the energy efficiency of the brain in standard von-Neumann architecture, the massive parallelism has remained elusive. This has led researchers to venture towards beyond von-Neumann computing or 'in-memory' computing paradigms based on CMOS and post-CMOS technologies. However, implementations of such platforms in the electrical domain faces potential limitations of switching speed and interconnect losses. Integrated Photonics offers an welcome alternative to standard 'microelectronic' platforms and have recently shown promise as a viable technology for spike-based neural processing systems. However, non-volatility has been identified as an important component of large-scale neuromorphic systems. Although the recent demonstrations of ultra-fast computing with phase-change materials (PCMs) show promise, the jump from standalone computing devices to parallel computing architecture is challenging. In this work, we utilize the optical properties of the PCM, Ge2Sb2Te5 (GST), to propose an all-Photonic Spiking Neural Network, comprising of a non-volatile synaptic array integrated seamlessly with previously explored 'integrate-and-fire' neurons to realize an 'in-memory' computing platform leveraging the inherent parallelism of wavelength-division-multiplexing (WDM). The proposed design not only bridges the gap between isolated computing devices and parallel large-scale implementation, but also paves the way for ultra-fast computing and localized on-chip learning.
I. INTRODUCTION
The phenomenal success in the field of Deep Learning using Artifical Neural Networks (ANN) based on analog information processing has had far reaching consequences in the past decade [1] . Machines driven by such networks have surpassed human in various tasks ranging from pattern recognitions to playing complex games such as AlphaGo [2] and Chess [3] . However, the growing complexities of computational models involved in such multi-layered neural networks have rendered the training and inferencing tasks extremely expensive in terms of memory and energy. The gulf between the energy efficiency of the brain and standard neural network architectures have led researchers to explore a bio-plausible alternative, namely, Spiking neural networks (SNNs). The event-driven nature and sparse information encoding of SNNs make them more feasible for energy-efficient Neuromorphic computing thus paving the way towards unraveling the elusiveness of the brain. The fundamental operations performed by SNNs involve parallelized dotproduct through the synaptic network followed by subsequent integration and thresholding by the neurons. Neuromorphic systems attempting to leverage the sparse and event-driven nature of SNNs thus aim toward efficient emulation of these functionalities.
The initial efforts [4] [5] [6] in hardware implementations of SNNs was based on standard von-Neumann architecture * ichakra@purdue.edu [7] based on Complementary Metal Oxide Seminconductor (CMOS) technology where the synaptic units of the neural networks are stored in the digital memory and repeatedly fetched by the processor for computing operations. However, the overhead of frequent data transport between the memory and processor have led to a shift in the computing paradigm as 'in-memory' computing platforms [8, 9] attempt to emulate the 'massively parallel' operations of the brain. Although the term 'neuromorphic' was primarily coined [10] with CMOS technology in mind, this computing domain has branched out to nonvolatile memory (NVM) technologies such as oxide-based memristors [11] , spintronics [12] , phase change materials (PCM) [13, 14] , etc in the recent years. The natural ability of these resistive technologies to compute parallelized dot-products using crossbar structures make them promising candidates for neuromorphic systems. Despite the extensive efforts in NVM-based in-memory computing in the electrical domain, these technologies suffer from different drawbacks manifesting in form of energyefficiency, latency, cross-talk and fabrication difficulties.
Integrated Photonics offers an alternative approach to standard microelectronic 'in-memory' computing platforms and promises ultra-fast neural computing and information processing. The recent advances in photonicsbased neuromorphic computing has overseen implementations of various kinds [15, 16] of neural processing units on the photonic platform leveraging the inherent capability of matrix operations of integrated optical circuits. Spike-based processing systems have also been extensively explored using excitable lasers [17, 18] . However, most of the photonic systems investigated in the con-text of neuromorphic computing are based on volatile information processing. Non-volatility offers the ability to write and erase information dynamically desirable for large-scale implementations of neuromorphic systems. To that effect, recent demonstrations of sub-ns writing speeds in GST-based PCM technology through optical pulses has opened up a host of opportunities of in-memory computing in the photonic domain [19] . The ultra-fast switching using light overcomes the longstanding obstacle of high 'write' latencies [20] for PCMs in the electrical domain. The highly contrasting optical properties of GST in its crystalline and amorphous phases have led to implementations of all-photonic memories [21] , switches [22] and reconfigurable non-volatile computing platforms [23] . More recently, photonics-based GST devices have also been explored to emulate biologically plausible synapses [24] , capable of undergoing Spike Timing Dependent Plasticity (STDP), and 'integrate and fire' spiking neurons [25] . Despite these promising investigations towards fast neural computing based on nonvolatile platform, the challenge of extending standalone devices to large-scale neuromorphic systems is enormous. In this work, we propose an all-photonic Spiking Neural Network, based on GST-based photonic neural elements, which attempts to bridge the gap between devices to system-level implementation of Photonic neural networks. We leverage the inherent wavelength division multiplexing (WDM) [26] property of optical networks to propose a non-volatile synaptic array, while exploring and mitigating the challenges arising from designs based on ring resonators of radii comparable to the wavelength of operation. Such a synaptic array can achieve higher densities compared to current state-of-art photonic computing systems. We show how the proposed synaptic computing platform can be seamlessly integrated with previously explored 'integrate and fire' spiking neurons to realize an ultra-fast and truly integrable Spiking Neural Network. Finally, we evaluate the performance of the proposed Photonic SNN in the classification task of handwritten digits.
II. PHOTONIC SYNAPSES
The core computational units of any neural network are neurons and synapses. In SNNs, information is encoded in form of spikes and the neurons and synapses are capable of processing information through these spike trains. As shown in Fig. 1 (a) , the input trains of spikes get multiplied by the synaptic weights w 1 , w 2 , ..., w n and the weighted sum is received by an 'Integrate-and-Fire' neuron. The internal state of the neuron, known as the 'membrane potential' (V mem ) integrates based on the incoming weighted spikes and is compared with a threshold (V th ) at every time-step. The neuron outputs a spike once V mem reaches V th . The synaptic functionality essentially corresponds to a multiplication operation of the inputs and the corresponding weights of the synapses. The basic operation performed by a single synapse can be represented as I i w i . We show how a single bus microring resonator with a GST element embedded on top of it can operate as such a synapse. The device under consideration is a Si-on-insulator structure consisting of a rectangular waveguide and a ring waveguide as shown in Fig. 1 (b) . A GST element is deposited on one arm of the ring waveguide, which takes the shape of an arc and the length of the arc is denoted as the length of the GST element (L GST ). The fabrication technique of building such a structure has been well explored [22, 23] . Wave in the rectangular waveguide gets partially coupled to the ring and constructively interferes when the roundtrip phase shift equals an integer multiple of 2π leading to the resonant condition:
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where R ring is the radius of the ring waveguide, n ef f,wg is the effective refractive index of the ring waveguide and λ m is the resonant wavelength. The transmission through the 'PASS' port is dependent on the device dimensions and material such that:
where a is the attenuation factor and r is the self-coupling coefficient as shown in Fig. 1 (c) . θ is the single-pass phase shift. Under resonance, θ equals 2π and the transmission is given by T min = ((a − r)/(1 − ar)) 2 . We leverage the contrasting optical properties of GST in its amorphous (a-GST) and crystalline (c-GST) states to manipulate the attenuation in the ring waveguide and thus vary the transmission T min at the resonance wavelength. The varying imaginary refractive indices of a-GST and c-GST leads to differential absorption of evanescently coupled light. The difference in optical absorption can be visibly observed through the cross-section view of the fundamental mode profiles in GST-embedded Si waveguide when excited by a TE mode Electromagnetic (EM) wave as shown in Fig. 2 . c-GST introduces a significant change in waveguide mode in contrast to a-GST due to higher absorption in the GST element. The attenuation factor (a) in Eqn. 2 can be related to the imaginary refractive index as:
where κ ef f,GST is the effective imaginary refractive index of the GST on Si-SiO 2 stack, L GST is the length of the GST element, and the term 'Loss' refers to other propagation losses such as bending losses, etc. The GST element can be programmed to partially crystallized levels such that multi-level states can be achieved [21] . The refractive indices of partially crystallized GST can be calculated from effective permittivities approximated by an effective-medium theory [27, 28] :
where c and a are the complex permittivites of c-GST and a-GST respectively calculated from the refractive indices of GST [29] by (λ) = n + iκ. p is the degree of crystallization. Thus, the different levels of crystallization of GST leads to various levels of κ ef f,GST thus leading to different levels of transmission. We leverage the multi-level transmission to implement an all-photonic synapse. Considering an incident optical pulse of power P in , the synaptic functionality is realized such that the output power P out is given by:
where T λm is the transmission at resonant wavelength λ m . T λm represents the weight of the synapse and the various levels of transmission with varying degree of crystallization states of GST can be leveraged to represent a entire range of synaptic weights with appropriate discretization. We critically couple the resonator to the amorphous state such that the transmission is minimum in the amorphous state and increases with the degree of crystallization. While individual synapses represent a simple multiplication, the weighted inputs from multiple synapses are received by a neuron as shown in Fig. 1 (a) .
To emulate such a behavior, it is important to connect these synapses in an integrated fashion. Such a synaptic network would perform the most ubiquitous functionality of any neural network, a dot-product.
III. PHOTONIC DOT PRODUCT ENGINE
We leverage the characteristics of the proposed nonvolatile photonic synaptic device to map the synaptic weights of a neural network in a Photonic Synaptic Network capable of performing the dot-product of the inputs and the weights.
A. Network Design
We leverage the Wavelength Division Multiplexing (WDM) technique to compute dot product operations between incoming spikes and synaptic weights. We represent the synaptic weights in terms of the transmission T λ of the microring resonator as discussed in the previous section. To represent multiple wavelengths, we use multiple ring resonators of increasing ring radii to represent different synapses in a row as shown in Fig. 3 . The number of synapses (N ) in each row is dependent on the Free Spectral Range (FSR) of the ring resonator and this governs the dimension of the input vector of the dot product engine. A WDM spike enters the straight waveguide through the 'INPUT' port and the GST element on each ring resonator modulates the amplitude of corresponding wavelength by the representative synaptic weight according to Eqn. (5) . Thus at the 'OUTPUT' port we obtain a multi-wavelength spike comprising of different T λi P i products corresponding to different wave-lengths. This spike is then fed to a Photodiode array (PD) which produces a current given by the sum of all the amplitudes given by:
where R is the responsivity of the PD expressed as A/W. This current is equal to the dot product of the input vector P and weight vector T λ . The operation is illustrated in Fig. 3 .
B. Synapse Design constraints
Using the WDM technique for the proposed photonic synaptic array imposes certain constraints on the design of the synaptic devices. For accurate dot-product operation, it is necessary to achieve significant isolation between the channels in order to minimize channel-tochannel interaction. The important parameters which constrain the design space of the synaptic device are Full-Width Half Maximum (FWHM), channel spacing (λ dif f ) and Free Spectral Range (FSR). For a single bus ring resonator, FWHM and FSR are expressed as [30] :
where L = 2πR ring is the circumference of the ring, n g is the group index and rest of the parameters bear the same meaning as defined earlier. The interference due to adjacent channels can be modeled as:
Here, T λi | λ=λi is the modified transmission due to interference from the adjacent resonant wavelengths, T λi | λ=λi,λi+1,λ=λi−1 are the transmissions of i th ring at the i th , (i + 1) th and (i − 1) th resonant wavelengths respectively. α λi represents the non-ideal factor which should ideally be close to 1. α λi decreases with decreasing channel spacing (λ dif f ) and increasing FWHM. For our design, we decided the minimum radius of the ring to be 1.5 µm in order to achieve a high density synaptic array for better scalability. Rings of similar size have been demonstrated previously [31] with certain modifications that we will discuss next. The rest of the parameters concerning the synapses were chosen to maximize the number of rings in a single row (N) while maintaining α λi close to 1 under the condition that N λ dif f < F SR.
A number of challenges arise for rings of radius comparable to the wavelength of operation. Firstly, to achieve a high Q-factor, the power coupling gap between the bus and the ring waveguide needs to be very small (< 100nm) 
IV. PHOTONIC INTEGRATE-AND-FIRE NEURONS
The proposed photonic dot-product engine needs to be interfaced with 'integrate-and-fire' spiking neurons to realize a Photonic SNN. We revisit the concept of a Photonic Integrate-and-Fire Neuron explored in our previous work [25] . The neuron consists of an 'Integration Unit' and a 'Firing Unit'. The 'Integration Unit' of the neuron consists of two add-drop ring resonators with GST deposited on top of each as shown in Fig. 4 (a) . The purpose of the two ring resonators is to perform bipolar integration, i.e., the respective devices are fed by positive and negative weighted sums from the synapses to perform integration in the appropriate direction. The significance of positive and negative weighted sums would be clearer in the next section. The neuron operates in alternate 'write' and 'read' cycles. The GST elements on the ring resonators are initially in crystalline state. With incident 'write' pulses, the GST element begins to get partially amorphized. During the 'read' phase, with partial amorphization, transmission at the 'THROUGH' port of each ring resonator decreases and that at the 'DROP' port increases. Essentially, with incoming pulses, the transmission through the 'DROP' and 'THROUGH' ports get positively and negatively integrated respectively. These properties of the device can be combined to mimic the behavior of a bipolar integrate and fire neuron. The 'DROP' and 'THROUGH' port of the positive and negative integrating ring resonator respectively are connected to an inteferometer. The output of the interferometer represents the membrane potential of the spiking neuron. To perform the thresholding action, the membrane potential is fed to the 'firing unit' of the neuron. This unit consists of an amplifier, a circulator and a rectangular waveguide with GST deposited on top. During the 'read' phase of the neuron, the resulting membrane potential after being amplified and directed by the circulator towards the rectangular waveguide, attempts to amorphize the initially crystalline GST element on the rectangular waveguide. Initially, the output of the amplifier A (P amp ) is insufficient to amorphize the GST on rectangular waveguide and hence rendering it unable to transmit an output spike. However, when the membrane potential integrates enough to the cross the threshold, on incidence of several write pulses, P amp is ensured to be high enough to amorphize the GST on the rectangular waveguide, thus enabling it to transmit a spike. Once the neuron fires, a 'RESET' pulse resets the states of the devices to their initial states and the membrane potential drops to the resting potential (P rest ) as shown in Fig. 4 (b).
V. OPERATION OF ALL-PHOTONIC SPIKING NEURAL NETWORK
Implementation of a SNN based on the Photonic Dot-Product Engine (PDPE) and 'integrate-and-fire' neurons described above involves integration of the proposed structures. As elucidated above, the basic computational function of a neural network is a dot product. To realize parallel instances of such a functionality using the aforementioned PDPE, we use a Splitter (SPL) to feed the WDM input spikes to multiple PDPE rows with the input vector and obtain the dot-products of each rows from respective PD arrays as shown in Fig. 5 . Essentially, the output vector thus obtained from the PD arrays gives us the multiplication of the vector of input spikes P i with a N × M synaptic network T ij . The M outputs I j obtained from the PD arrays are fed to laser diodes (LD) which converts the electrical current to optical spikes thus completing the parallel dot-product operations and can T11  T21  TN-1,1  TN1   T12  T22  TN-1,2  TN2   T13  T23  TN-1,3  TN3   T1M  T2M  TN be represented as:
We now present how such a Photonic Synaptic Network based can be integrated with the proposed bipolar IF Neurons to realize a Photonic SNN. The schematic of such a Photonic SNN is illustrated in Fig. 6 . To account for negative weights in a neural network, we represent the element of the weight matrix T to be comprised of a positive and negative component:
Here T low is the transmission corresponding to the lowest programmable state considered. Two PDPE arrays are deployed for mapping the positive and negative components respectively as depicted in Fig. 6 . The dot-product outputs from the LD arrays of the two DPE arrays can be represented as:
These outputs from the j th rows are received by the j th IF neuron discussed earlier. The outputs from the positive and negative PDPE arrays are received by the positive and negative integrating ring resonators in the neuron respectively. The two ring resonators integrate in the opposite direction based on the two inputs and the resulting integration mimics the desired integration that a biological 'integrate-and-fire' neuron performs, given by:
is the internal state or the membrane potential of the j th neuron at time t. The resulting membrane potential is passed to a Firing Unit as described in Fig. 4 such that the neuron produces an output spike once the V mem,j [t] reaches a threshold. The output spikes from all the neurons of the current layer are then fed to the next synaptic array layer. Fig. 6 delineates the operation of basic building blocks of a neural network. We perform large scale system-level simulations by emulating the behavorial model of the proposed spike processing system to assess the performance of neuromorphic systems based on this fabric. 
VI. RESULTS
A. Simulation Framework
Device Simulations
We evaluated the performance of the proposed all-Photonic Spiking Neural network fabric by designing a device-circuit-algorithm co-simulation framework. First, the device characteristics of each ring resonator in a DPE row is simulated for 4 different degrees of crystallization of the GST element using commercial-grade simulator Lumerical FDTD Solutions [35] based on the finitedifference time-domain (FDTD) method. The fixed parameters used for these simulations are listed in Table  I . The mode-profiles were obtained through Electromagnetic simulations using the Finite Element method in COMSOL Multiphysics [36] .
Device to System Framework
The device characteristics, obtained from the FDTD simulations are analyzed and a Gaussian fit is applied on the data for interpolation. We develop a device to system co-design framework by building behavorial models of the proposed synapses and neurons based on the fitted device characteristics. The models are used to evaluate the inferencing performance of the standard neural network topology on standard digit recognition task based on the MNIST dataset using the Deep Learning Toolbox [37] in MATLAB. The MNIST dataset consists of 60000 images in the training set and 10000 images in the testing set.
B. Device Simulations
We considered 16 ring resonators of radii linearly increasing from 1.5 µm to 1.59 µm in any particular DPE row. The choice of number of devices, N , in a single row is discussed earlier. The length of the GST element is increased accordingly and chosen iteratively to ensure uniform transmission characteristics across the wavelength range of operation. We performed FDTD simulations for each device with 4 different degrees of crystallization of GST (30%, 50%, 80%, 100%) and the observed transmission characteristics for the rings are shown in Fig. 7 (a) . Expectedly, the transmission for each device decreases with decreasing degree of crystallization. The observed FSR was 53.1 nm and difference between the highest and lowest resonant wavelength was 47nm, which is well within the FSR, thus ensuring no interference from resonant wavelengths beyond the region of operation. Fig. 7  (b) and (c) show the contrast in electric field absorption by the GST element in the ring resonator for 30% and 100% crystallized GST. We observe certain variations across different wavelengths which can be minimized by further adjustments of lengths of the GST element. However, from the perspective of neuromorphic applications, these variations prove to be insignificant. We will explore the impact of such variations in our evaluation of the proposed neuromorphic processing engine. We exploit the dependence of transmission on degree of crystallization to realize the synaptic behavior of the rings. Fig. 8 (a) shows the Gaussian fit of the simulated data across degrees of crystallization varying from 0% to 100%. Note, the Gaussian fit provides a fairly accurate representation of the observed data and is a powerful tool to speed up our analysis in light of the computationally expensive FDTD simulations. It can be observed that transmission has a non-linear relationship with p and hence, operation of the rings as synapses would require the GST element to be programmed to states with non-linearly increasing p. This can be achieved with appropriate amplitude of the programming stimulus. Fig. 8 (b) shows the transmission levels for each ring corresponding to 16 discretized programmable states or Levels. The degrees of crystallization, p, for each state is shown in the inset of Fig. 8 (b) . The linear relationship between transmission and Levels is a necessity for the target application, i.e., a dot-product operation for neuromorphic computing which led us to the choice of programmable states with the non-linear distribution of p.
C. Interference Errors
The transmission characteristics of the different rings for varying states of the GST element is used to evalu- ate the accuracy of the dot-product operation performed using the proposed synaptic network. The error in the computation stems from the premise of overlapping frequency response between adjacent channels. The advantage of the proposed implementation over electrical counterparts is that in the electrical domain, the losses due to line resistance is a function of input and the weights thus rendering them difficult to model. The impact of the error in this setup is only dependent on the weight level and hence, can be easily modeled, analyzed and even corrected in light of the proposed application. In Eqn. 9, we have formulated a behavorial model of the error arising from interference due to adjacent channels. Fig. 9 shows the map of non-ideality factor α λi for all 16 rings for 16 different levels. This was calculated through fitting of the extracted α λi from Fig. 7 (a) based on Eqn. 9. We observe that errors are highest for rings of higher radius and for the highest levels. This can be attributed to higher FWHM for rings of higher radius due to the longer lengths of the GST element used to achieve uniform transmission levels across the operating range of wavelength. We include these error characteristics corresponding to each ring for our system level evaluation of the proposed photonic SNN inferencing framework. 
D. System Level SNN performance
We develop a device to algorithm level framework to perform system level analysis of the photonic SNN implementation. A SNN, like any other neural network, consists of multiple layers of neurons connected through synapses. The unique property of SNNs is that the inputs to the network are discretized spike events instead of analog values. The synapses act as weights which get multiplied with amplitude of the incoming stimulus and the resulting weighted-sum, i.e., dot-product of all impulses coming from different synapses is received by the neuron. We map the device characteristics of each individual synapse and 'integrate-and-fire' spiking neurons discussed previously to explore the validity of operation of the proposed devices as synapses and neurons in such a SNN. We consider a fully connected neural network consisting of 3 layers, namely, the input layer, the hidden layer and output layer as shown in Fig. 10 (a) . This type of topology is well explored [38] . For our analysis, we consider a network with M = 784, N = 500, P = 10. We analyze the accuracy of such a network in a standard handwritten digit recognition task based on the MNIST dataset [39] . The weights of the network are trained using the Backpropagation algorithm [40] as in case of Artificial Neural Networks (ANN) where the neurons are treated as 'ReLU' activation functions. We use a conversion scheme [38] from ANN to SNN where the 'ReLU' neurons are replaced by the integrate-and-fire neurons. The details of the operation of the neuron has been elucidated in our earlier work [25] . The weights of the network after conversion are mapped to the observed characteristics of each synaptic device in the proposed synaptic network. The synaptic network has the provision of operating 16 synapses simultaneously. To perform the dot-product of larger dimensions, the synaptic network needs to be timemultiplexed. Such time-multiplexing is commonly used for different memristive technologies [41, 42] . To simulate large-dimension operations with the proposed synaptic network, we repeat the device characteristics every 16 synapses. The weights of the network can be negative.
To account for negative weights, two dot-product engines are deployed, shown in Fig. 6 as described earlier.
The pixels of input images of size 28 × 28 are divided into streams of spikes whose frequency is proportional to the pixel intensity. At every time-step, the input can either be '0' when there is no spike or '1' in the event of a spike. The behavorial model of the SNN inferencing framework described above was implemented using the MATLAB Deep Learning Toolbox [37] using the network topology shown in Fig. 10 (a) . The network is evaluated at every time-step by passing the inputs through the forward path from the input layer to the output layer through the synaptic network and activity of the network was recorded. Finally, the output neuron with the highest spiking activity is compared with the label of the input image to determine the accuracy of the recognition system. The classification performance of the proposed photonic SNN is compared with an ideal SNN in Fig.  10 (b) . Here, ideal SNN essentially means software-level evaluation without taking device characteristics into consideration. We observe that there is a degradation in accuracy of 0.52 % after 35 time-steps from the ideal case arising from the different variations in device characteristics discussed earlier. We further attempted to isolate the contribution of synaptic device variations to the observed degradation in accuracy by considering a comparison test case: ideal synapses with proposed neurons. That accuracy degradation amounted to 0.1% after 35 time-steps. This implies 0.42% degradation due to synaptic variations.
We evaluated the energy consumption of the the basic building blocks for our system, the synaptic array and the neurons. The energy consumed by each synapse can be estimated by the transmission (or the weight) of the synaptic device. As the information being processed is based on spike events, the input can either be '1' or a '0'. Experimental demonstrations [21] have shown that readout for GST-based Si Photonic devices can be achieved by pulse energies of 0.48 pJ. For our case, due to smaller GST footprints, we consider input '1' to correspond to a pulse of amplitude 0.25 mW. The power consumed by the synapse is thus given by (1-T) mW where T is the transmission of the synapse. As these read pulses will eventually write into the neurons, we choose a pulsewidth of 200 ps, which is the minimum pulsewidth required to write into the GST, as we observed previously [25] . Considering these metrics for the read pulses and power calculations for each synapse, we estimated the energy consumption of the entire classification operation described above. The resulting average energy consumption for first layer of the neural network in the synaptic array was calculated to be ∼ 12.5f J per synapse per time-step of evaluation. For the second layer, the energy consumption was ∼ 1.6f J per synapse per time-step. The difference is energy consumption in the two layers is due to more sparse spiking activity in the second layer. The energy consumed by each neuron was calculated in our previous work to be 5pJ per time-step. The writing energies for PCM devices of similar feature sizes [43, 44] in the electrical domain can amount upto 14-19 pJ while operating at speeds of 40-100ns. The total energy consumption for an image classification was calculated ∼ 261nJ. Although the energy consumption is comparable to CMOS technology [45] , photonics potentially offers a faster operation at sub-ns speeds.
VII. DISCUSSION
The proposed photonic SNN inferencing framework fills a major void of scaling from device to systems in current state-of-the-art Photonic Neuromorphic works, especially based on PCMs. However, few challenges stand in the way of physical demonstration of the proposal that need to be overcome. Firstly, reconfigurability of the proposed non-volatile synaptic array is a necessity. Various reconfigurability schemes have been explored on the phase-change based photonic platforms [23, 29] . We explored the possibility of adding an input bend waveguide (WG write ) as a writing port for each synapse at a distance such that the inferencing framework is unaffected. The width of WG write (W write ) is intentionally considered to be much lower than the ring waveguide of the synaptic device. This is done to achieve asymmetric coupling such that during writing, the wave leaks out of WG write appropriately for efficient writing while during standard inferencing operation, the wave remains mostly confined within the ring. Fig. 11 (a) shows the structure and arrangement of WG write adjacent to the proposed synaptic device. t gap denotes the distance between the ring waveguide and WG write . We observe that error in transmission during normal inferencing operation due to the presence of the WG write is around 0.5 % for t gap ∼ 300nm. For the same distance, we calculated the transient field coupling from the WG write to the ring to be 70 %. Thus, this writing scheme is a viable option for achieving re-configurability in the proposed network.
The dimensions chosen for our analysis are catered towards achieving desirable functionality for ring resonators of small radii of around ∼ 1.5µm. The main motivation behind using small ring resonators was to achieve high area density for scalability. We have explored a number of challenges arising from such small rings such as non-uniform bending and coupling losses across the range of wavelength and fabrication difficulties to achieve critical coupling. We have attempted to mitigate such challenges by appropriate design. Further, we delineated the design constraints for scaling individual synapses to a network of synapses which is necessary for large-scale neuromorphic systems. GST-based photonic platforms also experience a small resonance shift between the different programmable states of the PCM. The resonance shift between the any two states can be quantified by [22] :
Here, λ m,in is the resonant wavelength in the initial state, ∆n ef f,GST is the difference in effective refractive index between the states, n g,ef f is the group index. For our case, it amounts to approximately 0.012 nm. In addition to the variations arising from device characteristics, we also explored errors arising due to interference from adjacent channels and their impact on the performance of the proposed photonic SNN. From our analysis, it can be observed that the network size, N considered in our synaptic fabric is a rather conservative design. N can be further increased which would result in higher errors. However, the effect of such variations have been modelled in Eqn (9) and the resulting accuracy degradation can be recovered by modifying the training algorithm as explored for memristive technologies [46] . Non-volatility is one of the most important aspects of our design, i.e, the synaptic states can be stored in form of a memory array and accessed in parallel. Such nonvolatility is necessary for large-scale neuromorphic systems as it provides a platform for in-memory computing rather than storing the synaptic weights in a separate memory. To the best of our knowledge, this is the first proposal of non-volatile photonic neuromorphic platform from a scalable system point of view. Previous proposals have definitely explored photonic neuromorphic devices but have either lacked the aspect of non-volatility or scalability.
The major advantage of building neuromorphic systems based on Photonics rests in its speed of operation. The primary bottleneck in 'write' latencies arise from the programming time of the IF neuron which can also be performed at 200ps. The speed of operation compensates for the high power of programming pulses required for the operation. With further optimization of switching techniques or by use of alternative PCMs with lower switching power, further energy benefits can also be aimed for to achieve comparable energy consumption to other technologies in the electrical domain. In turn, the proposed photonics computing platform eliminates various drawbacks usually faced in the electrical counterparts such as metal wire resistance, fabrication complexities, etc. Despite the inherent challenges in the design and implementation, our proposed SNN framework based on GST-on-Silicon Photonics neuromorphic fabric enables parallelism through integration of a synaptic network with IF neurons. Such a design paves the way for scalable photonic architectures suitable for large-scale neuromorphic systems catered to perform fast computations.
VIII. SUMMARY
We have proposed a Photonic Spiking Neural Network through seamless integration of non-volatile synapses and 'Integrate-and-Fire' Neurons based on Phase-change materials. The microring resonator devices explored for such synapses and neurons leverage the differential optical absorption of GST for non-volatility. We further use the WDM technique to scale individual synapses into a large-scale synaptic array capable of performing parallelized dot-products. Our design is based on ring res-onators of radius comparable to the wavelength of operation in order to achieve high area density while maintaining performance. We explore several challenges involved in such small ring resonators and proposed certain design modifications to achieve uniform and desirable characteristics across the entire operating range of wavelength. Finally, we developed a device to system level framework to evaluate the performance of the proposed Photonic SNN by building behavioral models of the Photonic neuromorphic fabric and achieve comparable performance to an ideal network. Neuromoprhic systems based on Integrated Photonics offer an alternative dimension to the current wave of exploring beyond von-Neumann computing frameworks and our proposed Photonic SNN achieves a significant step towards proposing individual non-volatile devices capable of performing in-memory computing and scaling to a network of such devices to realize a truly integrated Spiking Neural Network.
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